xilinx.com xci unknown 1.0 netfpga_fmc_dp1_slave 1 0 0 0 1 100000000 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0.000 AXI4LITE READ_WRITE 0 0 0 0 0 1 0 0 0 1 100000000 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0.000 AXI4LITE READ_WRITE 0 0 0 0 0 1 0 0 0 1 100000000 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0.000 AXI4LITE READ_WRITE 0 0 0 0 0 1 0 0 0 1 100000000 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0.000 AXI4LITE READ_WRITE 0 0 0 0 0 1 0 0 0 1 100000000 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0.000 AXI4LITE READ_WRITE 0 0 0 0 0 1 0 0 0 1 100000000 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0.000 AXI4LITE READ_WRITE 0 0 0 0 0 1 0 0 0 1 100000000 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0.000 AXI4LITE READ_WRITE 0 0 0 0 0 1 0 0 0 1 100000000 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0.000 AXI4LITE READ_WRITE 0 0 0 0 0 1 0 0 0 1 100000000 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0.000 AXI4LITE READ_WRITE 0 0 0 0 0 1 0 0 0 1 100000000 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0.000 AXI4LITE READ_WRITE 0 0 0 0 0 1 0 0 0 1 100000000 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0.000 AXI4LITE READ_WRITE 0 0 0 0 0 1 0 0 0 1 100000000 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0.000 AXI4LITE READ_WRITE 0 0 0 0 0 1 0 0 0 1 100000000 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0.000 AXI4LITE READ_WRITE 0 0 0 0 0 1 0 0 0 1 100000000 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0.000 AXI4LITE READ_WRITE 0 0 0 0 0 1 0 0 0 1 100000000 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0.000 AXI4LITE READ_WRITE 0 0 0 0 0 1 0 0 0 1 100000000 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0.000 AXI4LITE READ_WRITE 0 0 0 0 0 false 100000000 false 100000000 false 100000000 false 100000000 false 100000000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 0 0.000 0 0.000 0 0.000 0 0.000 0 0.000 0 0 100000000 0 0.000 100000000 0 0.000 0 0.000 false 100000000 0 100000000 0 0 1 0 0 undef 0.000 2 0 0 0 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 100000000 0 0.000 0 0 0 0 0 100000000 0 0.000 100000000 0 0.000 0 100000000 0 0.000 0 0 100000000 0 0 0 0 0 undef 0.000 0 0 0 0 100000000 0 0 0 0 0 undef 0.000 0 0 0 0 100000000 0 0.000 0 0.000 100000000 1 1 0 0 0 undef 0.000 8 0 0 0 100000000 1 1 1 0 0 undef 0.000 8 0 0 0 100000000 0 0 0 0 0 undef 0.000 0 0 0 0 100000000 0 0 0 0 0 undef 0.000 0 0 0 0 false BL7 BL8 none BL7 BL8 none BL7 BL8 none BL7 BL8 none BL7 BL8 none X0Y0 X0Y0 1 CPLL none false false none 8 1 left 1 4 1 false GTXQ1 None None None None X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X 1 X X X gtx false 50.0 4 7812.5 true IMM 1 0 0 0 0 true 100 2 156250.0 2 1 false TX false 1 right false false false axi4_stream false xc7k325t ffg676 -1 156.250 X0Y0 netfpga_fmc_dp1_slave NONE Duplex 7 100.0 Native Immediate_NFC 1 20 Framing true false None AC AUTO 0 PROGRAMMABLE 800 false false X0Y0 1 left false false false GTXQ1 None None None None X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X 1 X X X gtx 50.0 7.8125 none none none none 156.250 none X0Y0 X0Y0 right false false false 1 netfpga_fmc_dp1_slave 100.0000 20 AC AUTO 0 PROGRAMMABLE 800 false false 0 false false Duplex Native Immediate_NFC Framing kintex7 xc7k325t ffg676 VERILOG VERILOG -1 TRUE TRUE IP_Flow 6 TRUE . . 2018.3 OUT_OF_CONTEXT